

1                   MANUFACTURING PROCESS OF MEMORY MODULE WITH DIRECT  
2                   DIE-ATTACHMENT

3

4                   FIELD OF THE INVENTION

5                 The present invention relates to a manufacturing process of a memory module and,  
6                 more particularly, to a manufacturing process of memory module with direct  
7                 die-attachment which integrates the processes of testing and packaging on a module  
8                 substrate.

9                   BACKGROUND OF THE INVENTION

10               The conventional way of manufacturing memory module mainly divided into three  
11               procedures, that is, the wafer fabrications, assemble and testing, and module assembly  
12               and testing. Usually, memory wafers are provided by a wafer FAB. After wafers are  
13               tested and repaired by laser radiation, they are handled by an assemble house to be  
14               singulated as dices and then bonded and electrically connected to an IC carrier, such as  
15               lead frames, substrates or tapes, and sealed by molding compounds or other materials  
16               (such as underfill material) to become an IC component in a package, such as Thin Small  
17               Outline Package (TSOP), Ball Grid Array Package (BGA), etc. The package will go  
18               through functional test and/or burn-in test to verify their electrical performance.  
19               Thereafter, the separated packages are mounted on a module board, such as small strip  
20               printed circuit boards, to assemble as a memory module by a module house and then  
21               proceeding to a memory module test. As for the conventional standard procedure, each  
22               fabrication of memory module needs to go through three different testers, that is, the  
23               wafer tester, the package tester and the module tester. Although the testers mentioned  
24               above are all for memory testing, yet the probe card for the wafer tester, the HI-FIX for  
25               the package tester, and the socket board for the module tester are quite different tooling  
26               with different functions and can not be integrated. Therefore, it needs three costly  
27               testers in the manufacturing process of each memory module that results in a sky-high

1    tester investment.

2        Memory module is developing toward low unit price and high memory capacity.  
3        While continuing researching and developing in the high capacity, high-density memory  
4        wafer, it also needs to effectively reduce the cost in manufacturing memory module,  
5        especially the cost in wafer fabrication, testing and assemble and module assembly and  
6        testing. Figure 1 refers to conventional manufacturing steps of memory module with  
7        direct die-attachment. Firstly, a memory wafer is provided in step 11 of “providing a  
8        wafer”, then going to next step “first wafer-level testing” 12, “burn-in testing” 13, and  
9        “second wafer-level testing” 14 in wafer form. Then, according to the testing result of  
10      the second wafer-level testing 14, the wafer is selectively singulated in step 15 of  
11      dicing-wafer as a plurality of chip modules 20, as shown in Fig. 2. Each chip module 20  
12      is formed as a unit by an array of a plurality of memory chips 21, which are fabricated  
13      with a plurality of bumps 22. After step 16 of providing a module substrate, the chip  
14      module 20 is directly attached to a module substrate 30 in step 17. In packaging step 18,  
15      the bumps 22 are protected with an underfilling material 40. Even though the above  
16      manufacturing processes of memory module with direct die-attachment has integrated  
17      chip assembling process with the module assembling process, however, some problems  
18      still remain. The testing steps of 12 and 14 refer to the wafer-level testing, they can not  
19      provide effective testing for the electrical performance between the chip module 20 and  
20      the module substrate 30. When the attached chip module 20 after the step 17 has a failed  
21      chip 21 on it which is impossible to repair or replace the failed chip 21a on the module  
22      substrate 30. The other problem that needs attention is the manufacturing of chip  
23      module 20. After a wafer is fabricated, it is selectively, singulated according to the test  
24      outcome of wafer testing to form a chip module 20 with a plurality of chips 21. Each  
25      time the path of wafer dicing is different, which not only makes it more difficult to  
26      manufacture a chip module as a whole, but also makes it more complex and difficult to  
27      the automation for wafer dicing. For example, a bad chip can be located at any places

1 on a wafer which make the manufacturing of chip module 20 as a whole more difficult.  
2 Moreover, the chip module 20, which has a much larger surface area than that of  
3 conventional individual memory chips, will encounter a greater stress from thermal  
4 mismatch while attached to the module substrate 30 which makes it more easily to be  
5 stripped or warped.

6

7 **SUMMARY OF THE INVENTION**

8 A main purpose of the present invention is to supply a manufacturing process of  
9 memory module with direct die-attachment. After a wafer is singulated, a plurality of  
10 memory chips are directly attached to a module substrate then at least a module-level  
11 testing is performed to repair or replace the bad chips on the module substrate before  
12 packaging, thus to reduce the cost of installation of tester and the cost of testing. This  
13 module-level testing process helps to confirm the electrical performance of the memory  
14 chips with the module substrate and also the function of module substrate.

15 A second purpose of the present invention is to supply a manufacturing process of  
16 memory module with directly die-attachment. A plurality of memory chips are tested  
17 on a module substrate. A bad memory chip on the module substrate can be repaired by  
18 laser radiation or replaced by a known good die (KGD) before packaging. This will  
19 integrate wafer-level testing and package-level testing into a module-level testing and  
20 reduce the overall testing cost.

21 The manufacturing process of memory module with direct die-attachment according  
22 to the present invention comprises the following steps of: providing a wafer with a  
23 plurality of memory chips; singulating the wafer to form a plurality of memory chips;  
24 providing a module substrate with a plurality of gold fingers; attaching a predetermined  
25 amount of memory chips on the module substrate and electrically connecting to the gold  
26 fingers; performing a first module-level testing through the gold fingers for testing the  
27 memory chips on the module substrate; and packaging the memory chips on the module

1 substrate. It is preferable that a burn-in testing at the wafer-level or module-level is  
2 included.

3 **DESCRIPTION OF THE DRAWINGS**

4 Fig. 1 is a flow chart of a conventional manufacturing process of memory module  
5 with direct die-attachment;

6 Fig. 2 is a cross-sectional view of a conventional memory module with direct  
7 die-attachment;

8 Fig. 3 is a flow chart of a manufacturing process of memory module with direct  
9 die-attachment in accordance with the first embodiment of the present invention;

10 Fig. 4 is a top view of a module substrate in accordance with the first embodiment of  
11 the present invention;

12 Fig. 5A is a cross-sectional view of a module substrate with attached memory chips  
13 in the die-attaching step in accordance with the first embodiment of the present invention;

14 Fig. 5B is a cross-sectional view of a memory module with direct die-attachment in  
15 the first module-level testing step in accordance with the first embodiment of the present  
16 invention;

17 Fig. 5C is a cross-sectional view of a memory module with direct die-attachment in  
18 a first repairing step in accordance with the first embodiment of the present invention;

19 Fig. 5D is a cross-sectional view of a memory module with direct die-attachment in  
20 a second repairing step in accordance with the first embodiment of the present invention;

21 Fig. 5E is a cross-sectional view of a memory module with direct die-attachment in  
22 the second module-level testing step in accordance with the first embodiment of the  
23 present invention;

24 Fig. 5F is a cross-sectional view of a memory module with direct die-attachment in  
25 the packaging step in accordance with the first embodiment of the present invention;

26 Fig. 6 is a front view of a memory module with direct die-attachment of the element  
27 disassembly in accordance with the second embodiment of the present invention;

1 Fig. 7 is a cross-sectional view of a memory module with direct die-attachment in  
2 accordance with the second embodiment of the present invention; and

3 Fig. 8 is a cross-sectional view of a memory module with direct die-attachment in  
4 the module-level testing step before packaging in accordance with the second  
5 embodiment of the present invention

## 6 DETAIL DESCRIPTION OF THE INVENTION

7 Please refer to the drawings attached, present invention will be described by means  
8 of an embodiment below.

9 In accordance with the first embodiment of the present show as Figure 5F, a memory  
10 module with direct die-attachment comprise a module substrate 130 and a plurality of  
11 memory chips 120, 120a, 120b. The module substrate 130 is connecting with the  
12 memory chips 120, 120a and 120b by bonding wires 121, TAB (Tape Automated  
13 Bonding) leads or bumps. The memory chips 120, 120a and 120b electrically connect  
14 to corresponding gold fingers 131 of the module substrate 130. Besides, the memory  
15 module with direct die-attachment also comprises at least an encapsulating material 140  
16 joining the memory chips 120 120a, 120b on the module substrate 130.

17 Figure 3 refers to the manufacturing process of memory module with direct  
18 die-attachment in accordance with the present invention. In first embodiment, the process  
19 comprises the following steps: step 111 of “providing a wafer”, step 112 of “wafer-level  
20 burn-in testing”, step 113 of “dicing wafer”, step 114 of “providing a module substrate”,  
21 step 115 of “mounting a plurality of memory chips on the module substrate”, step 116 of  
22 “first module-level testing”, step 117 of “repairing and/or replacing the memory chips on  
23 the module substrate”, step 118 of “second module-level testing”, and a packaging step  
24 119. In the wafer-providing step 111, a wafer having a plurality of memory chips is  
25 provided (not shown in figure). It is preferable that to perform the step 112 of  
26 “wafer-level burn-in testing” after the step 111. The burn-in test is performed under the  
27 temperature of 125~150 °C, and applied with a higher voltage than that of a normal

1 functioning memory chip, which is higher than 2.5V, for example, to screen out all the  
2 possible early failure chips. Then, a plurality of individual memory chips 120, 120a and  
3 120b are manufactured by singulating the wafer in the step 113 of “dicing wafer”.

4 As shown in Fig. 4, in the step 114 of “providing a module substrate”, the provided  
5 module substrate 130 is a printed circuit board or a plastic board in strip form. The  
6 module substrate 130 used in the DRAM memory module is a printed circuit board with  
7 multi-layer circuits, about 4 to 8 layers or even more. The gold fingers 131 are formed  
8 on one side of the module board 130 for outer electrical connection, such as connecting to  
9 a mother board of computer. In this embodiment, the module substrate 130 is Double  
10 Data Rate Dual In-line Memory Module (DDR DIMM), with 184 gold fingers 131. Yet  
11 in this embodiment, type of the module substrate 130 and numbers of gold fingers 131  
12 are not limited, and the module substrate 130 also can be SDRAM, DDR DRAM,  
13 Rambus DRAM, SRAM, flash or other module substrate. The module substrate 130 can  
14 be formed with a locking slot 132 on two narrower sides, to fix and position while  
15 plugging in. The module substrate 130 also has a plurality of die-attach areas 133 for  
16 attaching memory chips 120. In this embodiment, there are a plurality of connecting  
17 pads 134 around each die-attaching areas 133, which are electrically connected with the  
18 gold fingers 131 via the internal circuits of the module substrate 130.

19 In the chip-mounting step 115, as shown in Fig. 5A, a predetermined numbers (such  
20 as 2, 4, 8, 16, 32 or amount) of memory chips 120, 120a and 120b singulated from the  
21 wafer are attached to the die-attach areas 133 of the module substrate 130. In this  
22 embodiment, the back sides of memory chips 120 are adhered to the module substrate by  
23 die attach adhesive, such as silver paste or polyimide tape, so that the active surfaces 122  
24 of memory chips 120, 120a and 120b can be faced up. The memory chips 120, 120a  
25 and 120b are electrically connected to the connecting pads 134 of module substrate 130  
26 by a plurality of bonding wires 121 or TAB leads. Afterward, the step 116 of “first  
27 module-level testing” is performed. As shown in Fig. 5B, the module substrate 130

1 mounting the memory chips 120, 120a and 120b is loaded in a memory module tester for  
2 going through the first module-level testing. The memory module tester has a testing  
3 board 170 with slot socket 171. When the module substrate 130 is inserted in the slot  
4 socket 171, the gold fingers 131 of the module substrate are contacted and electrically  
5 connected to contact terminals 172 of the socket 171 so as to electrically connect to the  
6 module tester, and then performs electrical testing on the memory chips 120, 120a and  
7 120b to acquire data of good/ repairable/ bad chips from this module-level testing.  
8 Besides, a tester with a probe card also can be used in the module-level testing except  
9 memory module tester with sockets. After the step 116 of first module-level testing, it  
10 proceeds to the step 117 to repair and/or to replace the memory chips 120, 120a and 120b  
11 on the module substrate 130. The memory chips 120a, 120b and 120 attached on the  
12 module substrate 130 are repaired according to the testing results of the first module-level  
13 testing in step 116. As shown in Fig. 5C, when a repairable chip 120a is detected  
14 according to the result of Memory Repair Analysis (MRA), and after the chip 120a being  
15 positioning, the fuse link of memory chip 120a is radiated by a laser equipment 180 or  
16 blown by a high electrical current. The redundant circuits in memory chip 120a are  
17 used to replace the damaged memory circuits. As shown in Fig. 5D, when a chip 120b,  
18 which is bad and can not be repaired, is detected, the chip 120b is replaced by another  
19 memory chip 160 and electrically connected to the module substrate 130 by bonding  
20 wires 161 or other electrical connection devices. It is preferable that the chip 160 is a  
21 Known Good Die (KGD). Preferably, it is to perform the step 118 of “second  
22 module-level testing” after the step 117. As shown in Fig. 5E, the module substrate 130  
23 will go through a module-level testing by a memory module tester, which may be a same  
24 tester used in the step 116. The module substrate 130 is inserted in the socket 171 of the  
25 testing board 170 so that the gold finger 131 are contacted and electrically connected to  
26 the contact terminals 172 of the socket 171, to confirm module quality and for speed  
27 sorting. Finally, it proceeds to the packaging step 119. As shown in Fig. 5F, the

1 encapsulating material 140 is formed on the module substrate 130 by molding, stenciling  
2 or potting in order to protect the memory chips 120a, 120 and 160. In this embodiment,  
3 the encapsulating material 140 seals and joints the memory chips 120a, 120 and 160.

4 Therefore, the manufacturing process of memory module with direct die-attachment  
5 according to the present invention effectively integrates the procedures of packaging,  
6 module assembling and testing, and also minimizes the investment of wafer-level testers,  
7 package-level testers and module-level testers. The step 116 and 118 of module-level  
8 testing ensures good electrical connection between the chips 120 and module substrate  
9 130. Therefore, the manufacturing processes according to the present invention will  
10 contribute to reduce manufacturing cost and provide high quality products.

11 The second embodiment in accordance with the present invention please refer to Fig.  
12 6 and 7. Firstly, in the step 114, a provided module substrate 230 has a plurality of gold  
13 fingers 231 and locking slots 232. The die-attaching areas of module substrate 230 are  
14 fixed with a plurality of chip-mounting sockets 210, and each chip-mounting socket 210  
15 has a plurality of contact ends 211 electrically connected to the gold fingers 231 of the  
16 module substrate 230 for contacting a plurality of memory chips 220. A predetermined  
17 amount of memory chips 220 (such as 2,4,8,16,32 or other amount) are provided. Each  
18 memory chip 220 has an active surface 222 and a corresponding back surface 223. The  
19 active surface 222 is formed with a plurality of electrodes 221, such as bumps or bonding  
20 pads. With the active surface 222 facing toward the module substrate 230, the memory  
21 chips 220 are mounted to the chip-mounting sockets 210 on module substrate 230 in  
22 plug-in and pull-away type and the electrodes 221 of memory chips 220 are electrically  
23 connected to the contact ends 211 of the corresponding chip-mounting sockets 210 in the  
24 step 115. Thereafter, the step 116 of "first module-level testing" is executed. The  
25 module substrate 230 attached with memory chips 220 go through the module-level  
26 testing step 116 by a memory module tester. As shown in Fig. 8, when the memory  
27 module substrate 230 is plugged in the socket 171 of the testing board 170, the gold

1      fingers 231 of module substrate 230 are electrically connected to the module tester, which  
2      tests the memory chips 220 on module substrate 230 via the electrical contact of the gold  
3      fingers 231. When a bad memory chips are detected, it is taken out from the  
4      chip-mounting sockets 210 on memory module substrate 230 and replaced by a known  
5      good die memory chip. After the repairing step 117, it proceeds to the step 118 of  
6      second module-level testing. Finally, in the packaging step 119, a metal shield 240 is  
7      installed on the module substrate 230. The metal shield 240 is combined with the  
8      module substrate 230 with fixtures 242 jointing with fixing holes 233 on module  
9      substrate 230 for sealing the memory chips 220. The metal shield 240 has a plurality of  
10     compressible surfaces 241, which compress the back surface 223 of the memory chips  
11     220, to improve heat dissipation and stability of the memory chips 220.

12     Therefore, the manufacturing process of memory module with direct die-attachment  
13     according to the present invention effectively integrates the procedures of package,  
14     module-assembly and testing. The module-level testing through contacting the gold  
15     finger of the module substrate ensures good electrical connection between the chips 220  
16     and module substrate 230 by low cost module tester, and it is applicable to repair the  
17     repairable memory chips on the module substrate 230.

18     The above description of embodiments of this invention is intended to be illustrative  
19     and not limiting. Other embodiments of this invention will be obvious to those skilled  
20     in the art in view of the above disclosure.

21

22

23

24

25

26

27